Minimizing the Directory Size for Large-Scale Shared-Memory Multiprocessors

Jinseok KONG  Pen-Chung YEW  Gyungho LEE  

Publication
IEICE TRANSACTIONS on Information and Systems   Vol.E88-D   No.11   pp.2533-2543
Publication Date: 2005/11/01
Online ISSN: 
DOI: 10.1093/ietisy/e88-d.11.2533
Print ISSN: 0916-8532
Type of Manuscript: PAPER
Category: Computer Systems
Keyword: 
cache coherence,  directory protocol,  multiprocessor,  shared memory architecture,  

Full Text: PDF(920.3KB)>>
Buy this Article




Summary: 
Directory-based cache coherence schemes are commonly used in large-scale shared-memory multiprocessors, but most of them rely on heuristics to avoid large hardware requirements. We proposed using physical address mapping on directories to significantly reduce directory size needed. This approach allows the size of directory to grow as O(cn log2 n) as in optimal pointer-based directory schemes [11], where n is the number of nodes in the system and c is the number of cache lines in each cache memory. Performance aspects of the proposed scheme are studied in detail using simulation.