For Full-Text PDF, please login, if you are a member of IEICE,|
or go to Pay Per View on menu list, if you are a nonmember of IEICE.
The Long Length DHT Design with a New Hardware Efficient Distributed Arithmetic Approach and Cyclic Preserving Partitioning
Hun-Chen CHEN Tian-Sheuan CHANG Jiun-In GUO Chein-Wei JEN
IEICE TRANSACTIONS on Electronics
Publication Date: 2005/05/01
Print ISSN: 0916-8516
Type of Manuscript: PAPER
Category: Electronic Circuits
discrete Hartley transform, distributed arithmetic, cyclic preserving partitioning, computation sharing,
Full Text: PDF(2.2MB)>>
This paper presents a long length discrete Hartley transform (DHT) design with a new hardware efficient distributed arithmetic (DA) approach. The new DA design approach not only explores the constant property of coefficients as the conventional DA, but also exploits its cyclic property. To efficiently apply this approach to long length DHT, we first decompose the long length DHT algorithm to short ones using the prime factor algorithm (PFA), and further reformulate it by using Agarwal-Cooley algorithm such that all the partitioned short DHT still consists of the cyclic property. Besides, we also exploit the scheme of computation sharing on the content of ROM to reduce the hardware cost with the trade-off in slowing down the computing speeds. Comparing with the existing designs shows that the proposed design can reduce the area-delay product from 52% to 91% according to a 0.35 µm CMOS cell library.