For Full-Text PDF, please login, if you are a member of IEICE,|
or go to Pay Per View on menu list, if you are a nonmember of IEICE.
Addressing a High-Speed D/A Converter Design for Mixed-Mode VLSI Systems
IEICE TRANSACTIONS on Electronics
Publication Date: 2005/05/01
Print ISSN: 0916-8516
Type of Manuscript: PAPER
Category: Electronic Circuits
high-speed D/A converter, design methodology, interconnect modeling, behavioral modeling, mixed-mode VLSI,
Full Text: PDF(1.5MB)>>
This paper describes a high-speed D/A converter design for mixed-mode systems. Capacitive coupling induced by inter-chip interconnects and time-variant clock skew between ICs should be considered for mixed-mode systems, and on-chip interconnects should be treated as transmission lines in the circuit simulation as operating speed reaches GHz range. A robust FIFO built in the D/A converter can absorb input data timing variance due to the capacitive coupling and the clock timing skew, the worst-case margin of which is 1.5TCLK. Distributed RLC transmission line models for on-chip interconnects produce accurate simulation results at 1 GHz clock frequency over lumped models. For optimized D/A converter design, behavioral modeling methodology is also presented in this paper. Measurement results verify the accuracy of the on-chip interconnect and behavioral models.