Frequency-Controllable Image Rejection Down CMOS Mixer

Tuan-Anh PHAN  Chang-Wan KIM  Yun-A SHIM  Sang-Gug LEE  

IEICE TRANSACTIONS on Electronics   Vol.E88-C   No.12   pp.2322-2324
Publication Date: 2005/12/01
Online ISSN: 
DOI: 10.1093/ietele/e88-c.12.2322
Print ISSN: 0916-8516
Type of Manuscript: Special Section LETTER (Special Section on Wireless Technologies and Computational Electromagnetics)
Category: Devices
mixer,  image rejection filter,  CMOS mixer,  RF integrated circuits,  

Full Text: PDF>>
Buy this Article

This paper presents a frequency-controllable image rejection mixer in heterodyne architecture for 2 GHz applications based on TSMC 0.18 µm CMOS technology. The designed mixer uses a notch filter to suppress the image signal and allows precise tuning the image frequencies. An image rejection of 20-70 dB is obtained in a 200 MHz of bandwidth. The simulation results show single-side band (SSB) NF is improved 3.7 dB, the voltage conversion gain of 14.7 dB, improved by more than 4 dB. The circuit operates at the supply voltage of 1.8 V, and dissipates 11.34 mW.