A Comprehensive Simulation and Test Environment for Prototype VLSI Verification

Kazutoshi KOBAYASHI  Hidetoshi ONODERA  

Publication
IEICE TRANSACTIONS on Information and Systems   Vol.E87-D   No.3   pp.630-636
Publication Date: 2004/03/01
Online ISSN: 
DOI: 
Print ISSN: 0916-8532
Type of Manuscript: Special Section PAPER (Special Section on Test and Verification of VLSI)
Category: Verification
Keyword: 
simulation,  test,  VLSI,  tester,  verification,  

Full Text: PDF>>
Buy this Article




Summary: 
This paper describes a comprehensive simulation and test environment for prototype LSI verification. We develop a Perl package, ST, for simulation & test of digital circuits. A designer can describe a testbench with the Perl syntax, which can be converted to various kinds of simulators and LSI testers. Parameters such as a target simulator/tester, cycle time and voltage levels can be changed very easily just modifying arguments of subroutines. We also develop DUT boards which consist of a tester-dependent mother board and a package-dependent daughter board. Using ST and the DUT boards, a designer can start verification just after getting fabricated LSIs.