For Full-Text PDF, please login, if you are a member of IEICE,|
or go to Pay Per View on menu list, if you are a nonmember of IEICE.
Gate-to-Bulk Overlap Capacitance Extraction and Its Circuit Verification
Masanori SHIMASUE Yasuo KAWAHARA Takeshi SANO Hitoshi AOKI
IEICE TRANSACTIONS on Electronics
Publication Date: 2004/06/01
Print ISSN: 0916-8516
Type of Manuscript: Special Section PAPER (Special Section on Analog Circuit and Device Technologies)
CGBO, modeling, extraction, MOSFET, simulation,
Full Text: PDF(664.2KB)>>
Gate-to-bulk overlap capacitance (CGBO) cannot be ignored for long gate channel MOSFET's that are used for various I/O and analog circuits. We present a simple and yet accurate CGBO measurement and extractions by using a group of MOSFET's. Dedicated test structures using 0.18 µm shallow trench isolation technology were fabricated for the purpose. The effect of CGBO has been successfully analyzed. Validity of the CGBO extraction has been verified by comparing measured time delay of 51 stage ring oscillators with simulated data using our customized UCB SPICE3 simulator.