A 160 mW, 80 nA Standby, MPEG-4 Audiovisual LSI with 16 Mbit Embedded DRAM and a 5 GOPS Post Filtering Unit

Hideho ARAKIDA  Masafumi TAKAHASHI  Yoshiro TSUBOI  Tsuyoshi NISHIKAWA  Hideaki YAMAMOTO  Toshihide FUJIYOSHI  Yoshiyuki KITASHO  Yasuyuki UEDA  Tetsuya FUJITA  

Publication
IEICE TRANSACTIONS on Electronics   Vol.E87-C   No.4   pp.475-481
Publication Date: 2004/04/01
Online ISSN: 
DOI: 
Print ISSN: 0916-8516
Type of Manuscript: Special Section PAPER (Special Section on Low-Power System LSI, IP and Related Technologies)
Category: 
Keyword: 
MPEG-4 codec LSI,  digital signal processing,  

Full Text: PDF>>
Buy this Article




Summary: 
We present a single-chip MPEG-4 audiovisual LSI in a 0.13 µm CMOS, 5-layer metal technology with 16 Mbit embedded DRAM, which integrates four 16 bit RISC and dedicated hardware accelerators including a 5 GOPS post filtering unit. It consumes 160 mW at 125 MHz and dissipates 80 nA in the standby mode. The chip is the world first LSI handling MPEG-4 CIF video encoding at 15 frames/sec and audio/speech encoding simultaneously.