For Full-Text PDF, please login, if you are a member of IEICE,|
or go to Pay Per View on menu list, if you are a nonmember of IEICE.
Practical Design and Modeling Procedure of Test Structures for Microwave Bare-Chip Devices
Masanori SHIMASUE Hitoshi AOKI
IEICE TRANSACTIONS on Electronics
Publication Date: 2004/01/01
Print ISSN: 0916-8516
Type of Manuscript: PAPER
Category: Microwaves, Millimeter-Waves
RF, de-embed, bare-chip, simulation, SPICE, characterizations,
Full Text: PDF(427.5KB)>>
This paper presents practical modeling procedure of feed patterns, bond wires, and interconnects for microwave bare-chip devices. Dedicated test structures have been designed for the process. Modeling accuracy of BJTs and diodes has been unprecedentedly improved up to 30 GHz with this procedure despite popular SPICE models were used.