Power Distribution Network Design Using Network Synthesis in High-Speed Digital Systems

Yong-Ju KIM  Seongsoo LEE  Jae-Kyung WEE  

Publication
IEICE TRANSACTIONS on Electronics   Vol.E87-C   No.11   pp.2001-2005
Publication Date: 2004/11/01
Online ISSN: 
DOI: 
Print ISSN: 0916-8516
Type of Manuscript: LETTER
Category: Microwaves, Millimeter-Waves
Keyword: 
power distribution network,  decoupling capacitors,  network synthesis,  

Full Text: PDF(723.9KB)>>
Buy this Article




Summary: 
This letter presents a novel method to design a power distribution network with highly accurate impedance characteristic. Based on the PBEC (path-based equivalent circuit) model and the network synthesis, the proposed design method exploits simple arithmetic expressions to calculate the electrical parameters of a power distribution network. It directly calculates and determines the size of on-chip decoupling capacitors, the size and location of off-chip decoupling capacitors, and the effective inductances of the package power bus. To evaluate the accuracy of the proposed method, it was applied to a test board with size of 12.5 cm 12.5 cm and with plane-to-plane distance of 200 µm. The proposed method successfully designed a power distribution network keeping its impedance characteristic under 1 Ω with frequency range of 100 kHz-1 GHz. The proposed design method requires negligible computation when compared with conventional PEEC (partial elements equivalent circuit) model-based design approaches, but the simulation results of both methods are almost identical. Consequently, the proposed method enables simple, fast and accurate design of power-distribution networks, which gives economic and practical solutions for commercial tools.