For Full-Text PDF, please login, if you are a member of IEICE,|
or go to Pay Per View on menu list, if you are a nonmember of IEICE.
A High-Speed and Multi-Chip WTA/MAX Circuit Design Based on Averaged-Value Comparison Approach
Kuo-Huang LIN Chi-Sheng LIN Bin-Da LIU
IEICE TRANSACTIONS on Electronics
Publication Date: 2004/10/01
Print ISSN: 0916-8516
Type of Manuscript: PAPER
Category: Electronic Circuits
winner-take-all (WTA), maximum (MAX), averaged-value comparison, multi-chip, voltage comparison element (VCE),
Full Text: PDF>>
This paper presents a voltage-mode WTA/MAX circuit that achieves high-speed and multi-chip features. Based on the efficient averaged-value comparison approach, the time and hardware complexities are proportional to O(log N) and O(N) respectively, where N is the number of inputs. In addition, a voltage comparison element (VCE) circuit is proposed to achieve multi-chip function. In the proposed circuit, the averaged-value calculator is built using resistor array that prevents the matching problem of transistor array. The whole circuit was fabricated with the TSMC 0.35 µm signal-poly quadruple-metal CMOS process. With eight input signals, the measurement results show that the proposed circuit resolved input voltages differing by 10 mV in 30 ns, and the multi-chip capability was also verified.