For Full-Text PDF, please login, if you are a member of IEICE,|
or go to Pay Per View on menu list, if you are a nonmember of IEICE.
Symbolic Computation of NF of Transistor Circuits
Esteban TLELO-CUAUTLE Carlos SANCHEZ-LOPEZ
IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2004/09/01
Print ISSN: 0916-8508
Type of Manuscript: PAPER
Category: Nonlinear Problems
analog design, noise figure, symbolic analysis, translinear circuits, analog modeling, nullor,
Full Text: PDF>>
A novel method is presented to the symbolic computation of Noise Figure (NF) of transistor circuits. Several computationally efficient macromodels of BJTs and MOSFETs by using nullors, are introduced. To demonstrate the suitability of the proposed method, the fully-symbolic expression of NF of a CMOS current-mirror is computed, and the total output noise-voltage is compared with HSPICE simulations. The calculated NF and the simulated noise are in good agreement. Finally, the method is extended to compute NF of a CMOS translinear circuit biased in weak inversion.