For Full-Text PDF, please login, if you are a member of IEICE,|
or go to Pay Per View on menu list, if you are a nonmember of IEICE.
A Systematic Approach for Low Phase Noise CMOS VCO Design
Yao-Huang KAO Meng-Ting HSU Min-Chieh HSU Pi-An WU
IEICE TRANSACTIONS on Electronics
Publication Date: 2003/08/01
Print ISSN: 0916-8516
Type of Manuscript: Special Section PAPER (Special Issue on Microwave and Millimeter Wave Technology)
voltage controlled oscillator (VCO), CMOS, phase noise, flicker noise,
Full Text: PDF(551.7KB)>>
The fully integrated LC voltage controlled oscillator by 0.35 µm CMOS technology is demonstrated. It has 2 GHz oscillation frequency, 23.58 mW power consumption under 3 V biased and 9.1% frequency tuning. The layout optimization method of inductor to increase quality factor and also to reduce phase noise is used. A general method is proposed which is capable of making an effective prediction of F, device excess noise number, and acquiring the phase noise of oscillators accurately. From this proposed method, the low phase noise by calculation is attained. The phase noise of measured value which shows good match with calculating data is about -115.5 dBc/Hz at off set frequency 600 kHz.