An Ultra Low Power Motion Estimation Processor for MPEG2 HDTV Resolution Video

Masayuki MIYAMA  Osamu TOOYAMA  Naoki TAKAMATSU  Tsuyoshi KODAKE  Kazuo NAKAMURA  Ai KATO  Junichi MIYAKOSHI  Kousuke IMAMURA  Hideo HASHIMOTO  Satoshi KOMATSU  Mikio YAGI  Masao MORIMOTO  Kazuo TAKI  Masahiko YOSHIMOTO  

Publication
IEICE TRANSACTIONS on Electronics   Vol.E86-C   No.4   pp.561-569
Publication Date: 2003/04/01
Online ISSN: 
DOI: 
Print ISSN: 0916-8516
Type of Manuscript: Special Section PAPER (Special Issue on High-Performance, Low-Power System LSIs and Related Technologies)
Category: Architecture and Algorithms
Keyword: 
HDTV,  MPEG,  motion estimation processor,  Gradient Descent Search algorithm,  SIMD datapath architecture,  

Full Text: PDF>>
Buy this Article




Summary: 
This paper describes an ultra low power, motion estimation (ME) processor for MPEG2 HDTV resolution video. It adopts a Gradient Descent Search (GDS) algorithm that drastically reduces required computational power to 6 GOPS. A SIMD datapath architecture optimized for the GDS algorithm decreases the clock frequency and operating voltage. A low power 3-port SRAM with a write-disturb-free cell array arrangement is newly designed for image data caches of the processor. The proposed ME processor contains 7-M transistors, integrated in 4.50 mm 3.35 mm area using 0.13 µm CMOS technology. Estimated power consumption is less than 100 mW at 81 MHz@1.0 V. The processor is applicable to a portable HDTV system.