For Full-Text PDF, please login, if you are a member of IEICE,|
or go to Pay Per View on menu list, if you are a nonmember of IEICE.
Numerical Model of Thin-Film Transistors for Circuit Simulation Using Spline Interpolation with Transformation by y=x+log(x)
IEICE TRANSACTIONS on Electronics
Publication Date: 2003/01/01
Print ISSN: 0916-8516
Type of Manuscript: PAPER
Category: Electromechanical Devices and Components
model, thin-film transistor, circuit simulation, spline interpolation, transformation,
Full Text: PDF>>
A numerical model of thin-film transistors for circuit simulation has been developed. This model utilizes three schemes. First, the spline interpolation with transformation by y=x+log(x) achieves excellent preciseness for both on-current and off-current simultaneously. Second, the square polynomial supplement solves an anomaly near the points where drain voltage equal to zero. Third, the linear extrapolation achieves continuities of the current and its derivatives as a function of voltages out of the area where the spline interpolation is performed, and improves convergence during circuit simulation.