For Full-Text PDF, please login, if you are a member of IEICE,|
or go to Pay Per View on menu list, if you are a nonmember of IEICE.
CMOS Sense-Amplifier Type Flip-Flop Having Improved Setup/Hold Margin
Seong-Ik CHO Jin-Seok HEO Hong-June PARK Mu-Hun PARK Young-Hee KIM
IEICE TRANSACTIONS on Electronics
Publication Date: 2003/12/01
Print ISSN: 0916-8516
Type of Manuscript: LETTER
Category: Integrated Electronics
flip-flop, sense-amplifier, receiver,
Full Text: PDF>>
A new CMOS sense-amplifier type flip-flop (SAFF) is proposed. By reducing the discharging time and the loading condition, the setup/hold time is improved by 22%, the input data to clock skew by 46% and the clock to output delay by 4.4%.