For Full-Text PDF, please login, if you are a member of IEICE,|
or go to Pay Per View on menu list, if you are a nonmember of IEICE.
A Low-Power Implementation Scheme of Interpolation FIR Filters Using Distributed Arithmetic
Sangyun HWANG Gunhee HAN Sungho KANG Jaeseok KIM
IEICE TRANSACTIONS on Electronics
Publication Date: 2003/11/01
Print ISSN: 0916-8516
Type of Manuscript: LETTER
Category: Integrated Electronics
low-power interpolation FIR filter, distributed arithmetic, look-up table, dynamic power consumption,
Full Text: PDF(531.2KB)>>
This paper presents a low-power implementation scheme of interpolation FIR filters using distributed arithmetic (DA). The key idea of the proposed scheme involves look-up tables generating only nonnegative values. Thus, the proposed scheme can minimize the dynamic power consumption of interpolation FIR filters using DA without additional hardware. When used for implementing a pulse shaping filter for CDMA2000 mobile stations, the proposed filter not only has almost the same hardware complexity as the conventional one; it also has approximately 43% reduced power consumption.