For Full-Text PDF, please login, if you are a member of IEICE,|
or go to Pay Per View on menu list, if you are a nonmember of IEICE.
A Giga-b/s CMOS Clock and Data Recovery Circuit with a Novel Adaptive Phase Detector
Jae-Wook LEE Cheon-O LEE Woo-Young CHOI
IEICE TRANSACTIONS on Communications
Publication Date: 2003/07/01
Print ISSN: 0916-8516
Type of Manuscript: LETTER
Category: Communication Devices/Circuits
clock and data recovery, phase detector, phase locked loop,
Full Text: PDF>>
A new clock and data recovery circuit (CDR) is realized for the application of data communication systems requiring GHz-range clock signals. The high frequency jitter is one of major performance-limiting factors in CDR, particularly when NRZ data patterns are used. A novel phase detector is able to suppress this noise, and stable clock generation is achieved. Furthermore, optical characteristics for fast locking are achieved with the adaptive delay cell in the phase detector. The circuit is designed based on CMOS 0.25 µm fabrication process and its performance is verified by measurement results.