Hybrid BIST Design for n-Detection Test Using Partially Rotational Scan

Kenichi ICHINO  Takeshi ASAKAWA  Satoshi FUKUMOTO  Kazuhiko IWASAKI  Seiji KAJIHARA  

IEICE TRANSACTIONS on Information and Systems   Vol.E85-D   No.10   pp.1490-1497
Publication Date: 2002/10/01
Online ISSN: 
Print ISSN: 0916-8532
Type of Manuscript: Special Section PAPER (Special Issue on Test and Verification of VLSI)
Category: BIST
hybrid BIST,  unmodeled fault,  n-detection test,  partially rotational scan,  at-speed testing,  

Full Text: PDF>>
Buy this Article

An n-detection testing for stuck-at faults can be used not only for delay fault testing but also for detection of unmodeled faults. We have developed a hybrid BIST circuit; that is, a method consisting of a shift register with partial rotation and a procedure that selects test vectors from ATPG ones. This testing method can perform at-speed testing with high stuck-at fault coverage. During the at-speed testing, a subset of the ATPG vectors is input by using a low-speed tester. Computer simulations on ISCAS'85, ISCAS'89, and ITC'99 circuits are conducted for n = 1, 2, 3, 5, 10, and 15. The simulation results show that the amount of test vectors can be reduced to ranging from 52.3% to 0.9% in comparison with that of the ATPG vectors. As a result, the proposed method can reduce the cost of at-speed testing.