A Digital Calibration Technique of Capacitor Mismatch for Pipelined Analog-to-Digital Converters

Masanori FURUTA  Shoji KAWAHITO  Daisuke MIYAZAKI  

Publication
IEICE TRANSACTIONS on Electronics   Vol.E85-C   No.8   pp.1562-1568
Publication Date: 2002/08/01
Online ISSN: 
DOI: 
Print ISSN: 0916-8516
Type of Manuscript: Special Section PAPER (Special Issue on High-Performance Analog Integrated Circuits)
Category: 
Keyword: 
pipelined ADC,  parallel pipelined ADC,  digital calibration,  error measurement,  

Full Text: PDF>>
Buy this Article




Summary: 
A digital calibration technique, which corrects errors due to capacitor mismatch in pipelined ADC and directly measures the error coefficients using the ADC INL plot, is described. The proposed technique can be applied for various types of pipelined ADC architectures. Test results using an implemented 10-bit pipelined ADC show that the ADC achieves a peak signal-to-noise-and-distortion ratio of 56.5 dB, a peak integral non-linearity of 0.3 LSB, and a peak differential non-linearity of 0.3 LSB using the digital calibration.