CMOS Transistor in Nanoscale Era

Bin YU  

IEICE TRANSACTIONS on Electronics   Vol.E85-C   No.5   pp.1052-1056
Publication Date: 2002/05/01
Online ISSN: 
Print ISSN: 0916-8516
Type of Manuscript: INVITED PAPER (Special Issue on Advanced Sub-0.1 µm CMOS Devices)
CMOS,  transistor,  integration,  semiconductor devices,  

Full Text: PDF>>
Buy this Article

This paper addresses the fundamental challenges and possible solutions in designing and fabricating nanometer-scale CMOS transistor. Essential technology components such as advanced gate dielectrics, ultra-shallow junction, channel dopant profile engineering, and salicide are discussed. Ultra-scaled transistor with physical gate length down to 15 nm is demonstrated as a continued effort to push the traditional planar CMOS technology towards its physical limit.