A Low-Jitter Delay-Locked Loop with Harmonic-Lock Prevention

Sungkyung PARK  Changsik YOO  Sin-Chong PARK  

Publication
IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences   Vol.E85-A   No.2   pp.505-507
Publication Date: 2002/02/01
Online ISSN: 
DOI: 
Print ISSN: 0916-8508
Type of Manuscript: LETTER
Category: Circuit Theory
Keyword: 
four-state dynamic phase detector,  harmonic locking,  DLL,  

Full Text: PDF>>
Buy this Article




Summary: 
A multiphase low-jitter delay-locked loop (DLL) with harmonic-lock prevention, targeted at a gigabit parallel link interface, is delineated. A three-input four-state dynamic phase detector (PD) is proposed to obviate harmonic locking. Employing a low-jitter delay element and a new type of PD, the DLL is compact and feasible in its nature. The DLL is designed using a 0.35 µm 2P4M CMOS process with 3.3 V supply. Experimental results show that the circuit avoids false locking.