For Full-Text PDF, please login, if you are a member of IEICE,|
or go to Pay Per View on menu list, if you are a nonmember of IEICE.
Analysis of IDDQ Occurrence in Testing
Arabi KESHK Yukiya MIURA Kozo KINOSHITA
IEICE TRANSACTIONS on Information and Systems
Publication Date: 2001/04/01
Print ISSN: 0916-8532
Type of Manuscript: LETTER
Category: Computer System Element
IDDQ testing, bridging fault, fault analysis,
Full Text: PDF>>
This work presents an analysis of IDDQ dependency on the primary current that flows through the bridging fault and driven gates current. A maximum primary current depends only on the test vectors which minimize channel resistances of transistors. The driven gates current generates when intermediate voltage occurs on the faulty node with creation current path between VDD and GND through the driven gates, and its value depends on circuit parameters such as transistor sizes and fan-in number of driven gates.