Dynamically Programmable Parallel Processor (DPPP): A Novel Reconfigurable Architecture with Simple Program Interface

Boon-Keat TAN  Ryuji YOSHIMURA  Toshimasa MATSUOKA  Kenji TANIGUCHI  

Publication
IEICE TRANSACTIONS on Information and Systems   Vol.E84-D   No.11   pp.1521-1527
Publication Date: 2001/11/01
Online ISSN: 
DOI: 
Print ISSN: 0916-8532
Type of Manuscript: Special Section PAPER (Special Issue on Function Integrated Information Systems)
Category: 
Keyword: 
CDMA bus,  parallel processing,  interconnection topology,  routing flexibility,  fault tolerant,  

Full Text: PDF>>
Buy this Article




Summary: 
This paper describes a new architecture-based microprocessor, a dynamically programmable parallel processor (DPPP), that consists of large numbers of simplified ALUs (sALU) as processing blocks. All sALUs are interconnected via a code division multiple-access bus interface that provides complete routing flexibility by establishing connections virtually through code-matching instead of physical wires. This feature is utilized further to achieve high parallelism and fault tolerance. High fault tolerance is realized without the limitations of conventional fabrication-based techniques nor providing spare elements. Another feature of the DPPP is its simple programmability, as it can be configured by compiling numerical formula input using the provided user auto-program interface. A prototype chip based on the proposed architecture has been implemented on a 4.5 mm 4.5 mm chip using 0.6 µm CMOS process.