A High Assurance On-Line Recovery Technology for a Space On-Board Computer

Hiroyuki YASHIRO  Teruo FUJIWARA  Kinji MORI  

IEICE TRANSACTIONS on Information and Systems   Vol.E84-D   No.10   pp.1350-1359
Publication Date: 2001/10/01
Online ISSN: 
Print ISSN: 0916-8532
Type of Manuscript: Special Section PAPER (IEICE/IEEE Joint Special Issue on Autonomous Decentralized Systems and Systems' Assurance)
Category: Issues
GN&C,  autonomous,  general-purpose,  assurance,  fault tolerance,  

Full Text: PDF(697.7KB)>>
Buy this Article

A high assurance on-line recovery technology for a space on-board computer that can be realized using commercial devices is proposed whereby a faulty processor node confirms its normality and then recovers without affecting the other processor nodes in operation. Also, the result of an evaluation test using the breadboard model implementing this technology is reported. Because this technology enables simple and assured recovery of a faulty processor node regardless of its degree of redundancy, it can be applied to various applications, such as a launch vehicle, a satellite, and a reusable launch vehicle. As a result, decreasing the cost of an on-board computer is possible while maintaining its high reliability.