For Full-Text PDF, please login, if you are a member of IEICE,|
or go to Pay Per View on menu list, if you are a nonmember of IEICE.
Low Power CMOS Design Challenges
IEICE TRANSACTIONS on Electronics
Publication Date: 2001/08/01
Print ISSN: 0916-8516
Type of Manuscript: INVITED PAPER (Special Issue on Silicon Nanodevices)
low power CMOS design, low voltage, threshold voltage, subthreshold leakage current, downsizing,
Full Text: PDF>>
Technology scaling will become difficult due to power wall. On the other hand, future computer and communications technology will require further reduction in power dissipation. Since no new energy efficient device technology is on the horizon, low power CMOS design should be challenged. This paper discusses what and how much designers can do for CMOS power reduction.