|
For Full-Text PDF, please login, if you are a member of IEICE,
or go to Pay Per View on menu list, if you are a nonmember of IEICE.
|
Performance Analysis of a Symbol Timing Recovery System for VDSL Transmission
Do-Hoon KIM Gi-Hong IM
Publication
IEICE TRANSACTIONS on Communications
Vol.E84-B
No.4
pp.1079-1086 Publication Date: 2001/04/01 Online ISSN:
DOI: Print ISSN: 0916-8516 Type of Manuscript: LETTER Category: Transmission Systems and Transmission Equipment Keyword: timing recovery system, timing jitter, very high-rate digital subscriber line (VDSL), far end crosstalk (FEXT),
Full Text: PDF>>
Summary:
In this paper, we describe statistical properties of timing jitter of symbol timing recovery circuit for carrierless amplitude/phase modulation (CAP)-based very high-rate digital subscriber line (VDSL) system. Analytical expressions of the timing jitter for envelope-based timing recovery system, such as squarer-based timing recovery (S-TR) and absolute-value-based timing recovery (A-TR) schemes, are derived in the presence of additive white Gaussian noise (AWGN) or far-end crosstalk (FEXT). In particular, the analytical and simulation results of the timing jitter performance are presented and compared for a 51.84 Mb/s 16-CAP VDSL system. The A-TR system implemented digitally meets the DAVIC's VDSL system requirement, which specifies the maximum peak-to-peak jitter value of 1.5 nsec and the acquisition time of 20 msec.
|
|