Higher Order Delta-Sigma AD Converter with Optimized Stable Coefficients

Satoshi HIRANO

IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences   Vol.E84-A    No.3    pp.813-819
Publication Date: 2001/03/01
Online ISSN: 
Print ISSN: 0916-8508
Type of Manuscript: PAPER
Category: Analog Signal Processing
delta-sigma AD converter,  optimization,  modulator,  stability,  

Full Text: PDF>>
Buy this Article

Optimization procedure on higher order Delta-sigma (ΔΣ) modulator coefficients is proposed. The procedure is based on the higher order ΔΣ modulator stability judgement method. The application specification can be satisfied with the proposed method. The 4th order modulator examples are illustrated. Optimized coefficients and its behavior model simulation results demonstrated that this methodology is suitable for the design of higher order ΔΣ AD converter. The coefficients tolerance up to 2% is allowed for switched-capacitor implementation, with not more than 3.5 dB SNR (Signal to Noise Ratio) degradation. The optimized coefficients improves 2 to 3 bit of the modulator's resolution than the previous proposed algorithm, and remains the stable input limit satisfies the original design requirement.