Delay Library Generation with High Efficiency and Accuracy on the Basis of RSM

Hisako SATO  Yuko ITO  Hisaaki KUNITOMO  Hiroyuki BABA  Satoru ISOMURA  Hiroo MASUDA  

IEICE TRANSACTIONS on Electronics   Vol.E83-C    No.8    pp.1295-1302
Publication Date: 2000/08/25
Online ISSN: 
Print ISSN: 0916-8516
Type of Manuscript: Special Section PAPER (Special Issue on 1999 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD'99))
Category: Simulation Methodology and Environment
delay library,  RSM,  circuit simulation,  

Full Text: PDF>>
Buy this Article

In MPU and ASIC design with 0.2 µm BiCMOS LSIs, it is well known that interconnect delay becomes one of the key data to ensure high operating frequency. To verify the whole path delay accurately, one needs to create huge delay and waveform libraries which reflect updated process and interconnect structure as well as device performance. Because of the necessity for more than 100 k times of circuit simulation to create the libraries, it was impossible to update the library quickly including process variation effects. In this paper, we have proposed a realistic new method to generate the libraries on the basis of RSM (Response Surface Method). In application for a BiCMOS ASIC process, we have verified that the new method has achieved the reduction of library creation time to 1/100 within the delay error of 3%. This technique can be used in our TCAD and DA framework, which gives a predictive TCAD generation of delay libraries in concurrent ASIC system and process development.