System LSI Design Methods for Low Power LSIs

Hiroto YASUURA  Tohru ISHIHARA  

Publication
IEICE TRANSACTIONS on Electronics   Vol.E83-C   No.2   pp.143-152
Publication Date: 2000/02/25
Online ISSN: 
DOI: 
Print ISSN: 0916-8516
Type of Manuscript: INVITED PAPER (Special Issue on Low-Power High-Speed CMOS LSI Technologies)
Category: 
Keyword: 
low power design,  system level,  optimization,  hardware/software codesign,  

Full Text: PDF(801.9KB)>>
Buy this Article




Summary: 
Low Power design has emerged as a both practically and theoretically attractive theme in modern LSI system design. This paper presents system level power optimization techniques. A brief survey of system level low power design approaches and several examples in detail are described. It reviews some techniques that have been proposed to overcome the power issue and gives guideline for prospective system level solutions.