For Full-Text PDF, please login, if you are a member of IEICE,|
or go to Pay Per View on menu list, if you are a nonmember of IEICE.
A Low-Power Half-Swing Clocking Scheme for Flip-Flop with Complementary Gate and Source Drive
Jin-Cheon KIM Sang-Hoon LEE Hong-June PARK
IEICE TRANSACTIONS on Electronics
Publication Date: 1999/09/25
Print ISSN: 0916-8516
Type of Manuscript: LETTER
Category: Integrated Electronics
CMOS flip-flop, low power, half-swing clocking, complementary drive,
Full Text: PDF>>
A half-swing clocking scheme with a complementary gate and source drive is proposed for a CMOS flip-flop to reduce the power consumption of the clock system by 43%, while keeping the flip-flop delay time the same as that of the conventional full-swing clocking scheme. The delay time of the preceding half stage of a flip-flop using this scheme is less than half of that using the previous half-swing clocking scheme.