Signed-Weight Arithmetic and Its Application to a Field-Programmable Digital Filter Architecture

Takafumi AOKI  Yoshiki SAWADA  Tatsuo HIGUCHI  

Publication
IEICE TRANSACTIONS on Electronics   Vol.E82-C   No.9   pp.1687-1698
Publication Date: 1999/09/25
Online ISSN: 
DOI: 
Print ISSN: 0916-8516
Type of Manuscript: Special Section PAPER (Special Issue on Integrated Electronics and New System Paradigms)
Category: Configurable Computing and Fault Tolerance
Keyword: 
computer arithmetic,  redundant number systems,  digital signal processing,  FIR filter,  FPGAs,  

Full Text: PDF>>
Buy this Article




Summary: 
This paper presents a new number representation called the Signed-Weight (SW) number system, which is useful for designing configurable counter-tree architectures for digital signal processing applications. The SW number system allows the unified manipulation of positive and negative numbers in arithmetic circuits by adjusting the signs assigned to individual digit positions. This makes possible the construction of highly regular arithmetic circuits without introducing irregular arithmetic operations, such as negation and sign extension in the two's complement representation. This paper also presents the design of a Field-Programmable Digital Filter (FPDF) architecture--a special-purpose FPGA architecture for high-speed FIR filtering--using the proposed SW arithmetic system.