For Full-Text PDF, please login, if you are a member of IEICE,|
or go to Pay Per View on menu list, if you are a nonmember of IEICE.
A New Digitized Bit Timing Recovery Scheme Using a Perturbed Sample Timing Technique for High-Bit-Rate Wireless Systems
Toshiaki TAKAO Yoshifumi SUZUKI Tadashi SHIRATO
IEICE TRANSACTIONS on Communications
Publication Date: 1999/08/25
Print ISSN: 0916-8516
Type of Manuscript: PAPER
Category: Communication Device and Circuit
bit timing recovery, multimedia communication, wireless access, perturbed sample timing technique,
Full Text: PDF>>
We propose a new bit timing recovery (BTR) scheme, called perturbed sampling BTR (PSBTR), that can operate near the symbol rate in high-bit-rate wireless systems. A peculiar sample clock, the duty factor of which is not 50%, is used in the PSBTR scheme. We call this type of clock a perturbed sample clock and use it for clock recovery. In PSBTR, there is no cycle slip of the sample clock, and the PSBTR circuit is mostly digital. We examine the performance of the PSBTR scheme under additive white Gaussian noise (AWGN) by computer simulation and experiment, and from these results, clarify the relationship between the performance and circuit parameters of the PSBTR circuit. The overall results indicate that the PSBTR scheme performs well and can be employed as a BTR scheme for high-bit-rate wireless systems.