Large Scale Embedded DRAM Technology

Akira YAMAZAKI  Tadato YAMAGATA  Yutaka ARITA  Makoto TANIGUCHI  Michihiro YAMADA  

IEICE TRANSACTIONS on Electronics   Vol.E81-C   No.5   pp.750-758
Publication Date: 1998/05/25
Online ISSN: 
Print ISSN: 0916-8516
Type of Manuscript: INVITED PAPER (Special Issue on Multimedia, Network, and DRAM LSIs)
Category: DRAM
embedded DRAM,  system on chip,  system LSI,  

Full Text: PDF(855.7KB)>>
Buy this Article

The features for the integration of 1Tr/1C DRAM and logic for graphic and multimedia applications are surveyed. The key circuit/process technology for large scale embedded DRAM cores is described. The methods to improve transistor performance and gate density are shown. Noise immunity design and easy customization techniques are also introduced.