A VLSI Architecture for Motion Estimation Core Dedicated to H. 263 Video Coding

Gen FUJITA  Takao ONOYE  Isao SHIRAKAWA  

Publication
IEICE TRANSACTIONS on Electronics   Vol.E81-C   No.5   pp.702-707
Publication Date: 1998/05/25
Online ISSN: 
DOI: 
Print ISSN: 0916-8516
Type of Manuscript: Special Section PAPER (Special Issue on Multimedia, Network, and DRAM LSIs)
Category: 
Keyword: 
H. 263,  VLSI,  motion estimation,  hierarchical search,  

Full Text: PDF(604KB)>>
Buy this Article




Summary: 
A VLSI architecture of a motion estimator is described dedicatedly for the H. 263 low bitrate video coding. Adopting an efficient hierarchical search algorithm, a new motion estimator yields high quality vectors with small area occupancy and at a low operation frequency. A one-dimensional PE (Processing Element) array is devised to be tuned to the H. 263 encoding, which treats both the advanced prediction mode and the PB-frame mode. The proposed motion estimation core is integrated in 1. 55 mm2 by using 0. 35 µm CMOS 3LM technology, which operates at 15 MHz, and hence enables the realtime motion estimation of QCIF pictures.