For Full-Text PDF, please login, if you are a member of IEICE,|
or go to Pay Per View on menu list, if you are a nonmember of IEICE.
Performance Evaluation for Vehicular Speed Response Phase Locked Loop in Ricean Fading Environment
Masanori HAMAMURA Shin'ichi TACHIKAWA
IEICE TRANSACTIONS on Communications
Publication Date: 1998/03/25
Print ISSN: 0916-8516
Type of Manuscript: PAPER
Category: Radio Communication
mobile communication, Ricean fading, millimeter wave, PLL, QPSK, frequency offset, irreducible bit error rate,
Full Text: PDF>>
Vehicular speed response phase locked loop (VSR-PLL) is a novel circuit to remove a steady-state frequency offset which arises in the receiver with directive antenna. In this paper, the circuit is applied to Ricean fading environment. For the application of VSR-PLL to Ricean statistics channel, the Doppler shift information of direct wave must be obtained because the self-oscillation frequency of VCO is controlled by using the information. This paper describes an estimation method for the Doppler shift of the direct wave, and shows the several results of the performance analysis for the estimation method and proposed VSR-PLL with the method. As a result, we found that the proposed VSR-PLL could reduce the irreducible bit-error rate for QPSK system from about 10-2 to 10-3 on several conditions.