An Effective Routing Methodology for Gb/s LSIs Using Deep-Submicron Technology

Takumi WATANABE  Yusuke OHTOMO  Kimihiro YAMAKOSHI  Yuichiro TAKEI  

IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences   Vol.E81-A       pp.677-684
Publication Date: 1998/04/25
Online ISSN: 
Print ISSN: 0916-8508
Type of Manuscript: Category: VLSI Design Technology and CAD
routing methodology,  maze router,  layout,  CAD,  VLSI,  

Full Text: PDF(835KB)>>
Buy this Article

This paper presents a routing methodology and a routing algorithm used in designing Gb/s LSIs with deep-submicron technology. A routing method for controlling wire width and spacing is adopted for net groups classified according to wire length and maximum-allowable-delay constraints. A high-performance router using this method has been developed and can handle variable wire widths, variable spacing, wire shape control, and low-delay routing. For multi-terminal net routing, a modification of variable-cost maze routing (GVMR) is effective for reducing wire capacitance (net length) and decreasing net delay. The methodology described here has been used to design an ATM-switch LSI using 0. 25-µm CMOS/SIMOX technology. The LSI has a throughput of 40 Gb/s (2. 5 Gbps/pin) and an internal clock frequency of 312 MHz.