For Full-Text PDF, please login, if you are a member of IEICE,|
or go to Pay Per View on menu list, if you are a nonmember of IEICE.
Special-Purpose Hardware Architecture for Large Scale Linear Programming
Shinhaeng LEE Shin'ichiro OMACHI Hirotomo ASO
IEICE TRANSACTIONS on Information and Systems
Publication Date: 1997/09/25
Print ISSN: 0916-8532
Type of Manuscript: Special Section PAPER (Special Issue on Architectures, Algorithms and Networks for Massively Parallel Computing)
Category: Computer Architecture
parallel processing, systolic arrays, special-purpose hardware, linear programming, revised simplex method,
Full Text: PDF>>
Linear programming techniques are useful in many diverse applications such as: production planning, energy distribution etc. To find an optimal solution of the linear programming problem, we have to repeat computations and it takes a lot of processing time. For high speed computation of linear programming, special purpose hardware has been sought. This paper proposes a systolic array for solving linear programming problems using the revised simplex method which is a typical algorithm of linear programming. This paper also proposes a modified systolic array that can solve linear programming problems whose sizes are very large.