For Full-Text PDF, please login, if you are a member of IEICE,|
or go to Pay Per View on menu list, if you are a nonmember of IEICE.
Achieving Fault Tolerance in Pipelined Multiprocessor Systems
Jeng-Ping LIN Sy-Yen KUO
IEICE TRANSACTIONS on Information and Systems
Publication Date: 1997/06/25
Print ISSN: 0916-8532
Type of Manuscript: PAPER
Category: Fault Tolerant Computing
precise computation state, error recovery, checkpoint, pipelined machine, multiprocessor,
Full Text: PDF(536.7KB)>>
This paper focuses on recovering from processor transient faults in pipelined multiprocessor systems. A pipelined machine may employ out of order execution and branch prediction techniques to increase performance, thus a precise computation state would not be available. We propose an efficient scheme to maintain the precise computation state in a pipelined machine. The goal of this paper is to implement checkpointing and rollback recovery utilizing the technique of precise interrupt in a pipelined system. Detailed analysis is included to demonstrate the effectiveness of this method.