For Full-Text PDF, please login, if you are a member of IEICE,|
or go to Pay Per View on menu list, if you are a nonmember of IEICE.
Statechart Methodology for the Design, Validation, and Synthesis of Large Scale Asynchronous Systems
Rakefet KOL Ran GINOSAR Goel SAMUEL
IEICE TRANSACTIONS on Information and Systems
Publication Date: 1997/03/25
Print ISSN: 0916-8532
Type of Manuscript: Special Section PAPER (Special Issue on Asynchronous Circuit and System Design)
Category: Specification Description
asynchronous logic design, statechart, validation, synthesis,
Full Text: PDF(572.8KB)>>
We apply a novel methodology, based on statecharts, to the design of large scale asynchronous systems. The design is specified at multiple levels, simulated, animated, and compiled into synthesizable VHDL code by using the ExpressV-HDL CAD tool. We add a validation sub-system to chech correct operation. ExpressV-HDL is originally synchronous, but we employ it for asynchronous design by avoiding any design dependence on the clock, and simulating with fast clock and on-line delays. The tool is demonstrated through a simple FSM. The synthesized synchronous circuit can be converted into an asynchronous one. Some results of a post-synthesis conversion example are given.