For Full-Text PDF, please login, if you are a member of IEICE,|
or go to Pay Per View on menu list, if you are a nonmember of IEICE.
Generating Random Benchmark Circuits with Restricted Fan-Ins
Kazuo IWAMA Kensuke HINO Hiroyuki KUROKAWA Sunao SAWADA
IEICE TRANSACTIONS on Information and Systems
Publication Date: 1997/10/25
Print ISSN: 0916-8532
Type of Manuscript: Special Section PAPER (Special Issue on Synthesis and Verification of Hardware Design)
Category: Logic Design
logic optimization, benchmark circuits, random benchmarking,
Full Text: PDF(702.4KB)>>
Our basic idea of generating random benchmark circuits, i.e., not generating them directly but applying random transformations to initial circuits was presented at DAC'94. In this paper we make the two major improvements towards the goal of random benchmarking: i.e., increasing the generality, the naturality, the security of random circuits: One is controlling fan-ins of logic gates in the random circuits, and the other is producing the initial circuit also at random but under some control of its on-set size and complexity. Experimental data claiming merits of those improvements are also given.