For Full-Text PDF, please login, if you are a member of IEICE,|
or go to Pay Per View on menu list, if you are a nonmember of IEICE.
Automatic Hardware Synthesis of Multimedia Synchronizers from High-Level Specifications
IEICE TRANSACTIONS on Information and Systems
Publication Date: 1996/06/25
Print ISSN: 0916-8532
Type of Manuscript: Special Section PAPER (Special Issue on Multimedia Computing and Communications)
multimedia synchronization, temporal relations, well-formed specification, timed petri net, hardware,
Full Text: PDF>>
In this paper, we show that by suitably selecting a notation to construct synchronization requirement specifications (SRS) for multimedia presentation we can express the timing characteristics at an abstract level, verify the specification, and obtain a hardware implementation through a sequence of transformations of the specification. First, we introduce the notion of a well-formed SRS and its hardware model. Second, we model an SRS as a timed Petri net and interpret the transitions of the net as hardware signals. To obtain logic functions from the SRS, we simplify the net and obtain a signal transition graph satisfying the unique state coding property. Finally, we show how to obtain a logic-level design of synchronizers.