Design and Fault Masking of Two-Level Cellular Arrays on Multiple-Valued Logic

Naotake KAMIURA  Yutaka HATA  Kazuharu YAMATO  

Publication
IEICE TRANSACTIONS on Information and Systems   Vol.E79-D   No.10   pp.1453-1461
Publication Date: 1996/10/25
Online ISSN: 
DOI: 
Print ISSN: 0916-8532
Type of Manuscript: PAPER
Category: Fault Tolerant Computing
Keyword: 
multiple-valued logic,  fault masking,  cellular array and switch cell,  

Full Text: PDF(758.7KB)>>
Buy this Article



Summary: 
In this paper, we discuss problems in design and fault masking of multiple-valued cellular arrays where basic cells having simple switch functions are arranged iteratively. The stuck-at faults of switch cells are assumed to be fault models. First, we introduce a universal single-level array and derive the ratio of the number of single faults whose influence can be masked to the total number of single faults. Next, we propose a universal two-level array that outputs correct values even if single faults occur in it and derive the ratio of the number of double faults whose influence can be masked compared to the total number of double faults. By evaluating the universal single-level array and the universal two-level array from the viewpoints of design and fault masking, we show that the latter is superior to the former. Finally, we compare our universal two-level array with formerly presented arrays in order to demonstrate the advantages of our universal two-level array.