For Full-Text PDF, please login, if you are a member of IEICE,|
or go to Pay Per View on menu list, if you are a nonmember of IEICE.
Test Structures and a Modified Transmission Line Pulse System for the Study of Electrostatic Discharge
Robert A. ASHTON
IEICE TRANSACTIONS on Electronics
Publication Date: 1996/02/25
Print ISSN: 0916-8516
Type of Manuscript: Special Section PAPER (Special Issue on Microelectronic Test Structures)
Category: Device and Circuit Characterization
integrated electronics, semiconductor materials and devices, ESD, test structures, reliability,
Full Text: PDF(554.3KB)>>
ElectroStatic Discharge (ESD) testing of integrated circuits subjects circuit elements to very high currents for short periods of time. A modified Transmission Line Pulse (TLP) measurement system for characterizing transistors and other circuit elements under high currents for ESD performance prediction and understanding is presented which can both stress devices and measure leakage. For the TLP system to yield useful information test structures are needed which vary the important design parameters for the circuit elements. Guidelines for transistor test structure design for use with the system are presented and demonstrated for PMOS transistors.