For Full-Text PDF, please login, if you are a member of IEICE,|
or go to Pay Per View on menu list, if you are a nonmember of IEICE.
Integrated Switching Architecture and Its Traffic Handling Capacity in Data Communication Networks
Noriharu MIYAHO Akira MIURA
IEICE TRANSACTIONS on Communications
Publication Date: 1996/12/25
Print ISSN: 0916-8516
Type of Manuscript: PAPER
Category: Communication Systems and Transmission Equipment
packet switching, circuit switching, ATM, hierarchical memory system, random time-slot, CAM,
Full Text: PDF(979.2KB)
>>Buy this Article
A mechanism of an integrated switching system architecture where PS, CS, and ATM switching functions are integrated based on a hierarchical memory system concept is discussed. A packet buffering control mechanism, and practical random time-slot assignment mechanism for CS traffic, which are composed of multiple bearer rate data traffic are then described. The feasibility of the random time-slot assignment mechanism is also confirmed by a practical experimental system using VLSI technology, particularly, content addressable memory (CAM) technology. The required queuing delay between the nodes for the corresponding call set up procedure is also shown and its application is clarified. For practical digital networks that provide various types of data communications including voice, data, and video services, it is highly desirable to evaluate the transmission efficiency of integrating packet switching (PS) type non-real time traffic and circuit switching (CS) type real time traffic. Transmission line utilization improvement is expected when the random time-slot assignment and the movable boundary scheme on a TDM (Time Division Multiplexing) data frame are adopted. The corresponding control procedure by signaling between switching nodes is also examined.