For Full-Text PDF, please login, if you are a member of IEICE,|
or go to Pay Per View on menu list, if you are a nonmember of IEICE.
Test Synthesis from Behavioral Description Based on Data Transfer Analysis
Mitsuteru YUKISHITA Kiyoshi OGURI Tsukasa KAWAOKA
IEICE TRANSACTIONS on Information and Systems
Publication Date: 1995/03/25
Print ISSN: 0916-8532
Type of Manuscript: Special Section LETTER (Special Issue on Synthesis and Verification of Hardware Design)
computer hardware and design, hardware description language, test synthesis, SFL,
Full Text: PDF>>
We developed a new test-synthesis that operates method based on data transfer analysis at the language level. Using this method, an efficient scan path is inserted to generate test data for the sequential circuit by using only a test generation tool for the combinatorial circuit. We have applied this method successfully to the behavior, logic, and test design of a 32-bit, RISC-type processor. The size of the synthesized circuit without test synthesis is 23,407 gates; the size with test synthesis is 24,811 gates. This is an increase of only a little over 6%.