For Full-Text PDF, please login, if you are a member of IEICE,|
or go to Pay Per View on menu list, if you are a nonmember of IEICE.
High-Level Synthesis --A Tutorial
Allen C.-H. WU Youn-Long LIN
IEICE TRANSACTIONS on Information and Systems
Publication Date: 1995/03/25
Print ISSN: 0916-8532
Type of Manuscript: INVITED PAPER (Special Issue on Synthesis and Verification of Hardware Design)
Category: High-Level Synthesis
high-level synthesis, design methodology, VLSI design, design automation,
Full Text: PDF(1MB)>>
We give a tutorial on high-level synthesis of VLSI. The evolution of digital system synthesis techniques and the need for higher level design automation tools are first discussed. We then point out essential issues to the successful development and acceptance by the designers of a high-level synthesis system. Techniques that have been proposed for various subtasks of high-level synthesis are surveyed. Possible applications of the high level synthesis in area other than chip design are forecast. Finally, we point out several directions for possible future research.