|
For Full-Text PDF, please login, if you are a member of IEICE,
or go to Pay Per View on menu list, if you are a nonmember of IEICE.
|
Power Heterojunction FETs for Low-Voltage Digital Cellular Applications
Keiko INOSAKO Naotaka IWATA Masaaki KUZUHARA
Publication
IEICE TRANSACTIONS on Electronics
Vol.E78-C
No.9
pp.1241-1245 Publication Date: 1995/09/25 Online ISSN:
DOI: Print ISSN: 0916-8516 Type of Manuscript: Special Section PAPER (Special Issue on Ultra-High-Speed Electron Devices) Category: Keyword: heterojunction FET, power device, low-voltage operation, power-added efficiency, personal digital cellular, adjacent channel leakage power,
Full Text: PDF(357.5KB)>>
Summary:
This paper describes 950 GHz power performance of double-doped AlGaAs/InGaAs/AlGaAs heterojunction field-effect transistors (HJFET) operated at a drain bias voltage ranging from 2.5 to 3.5 V. The developed 1.0 µm gatelength HJFET exhibited a maximum drain current (Imax) of 500 mA/mm, a transconductance (gm) of 300 mS/mm, and a gate-to-drain breakdown voltage of 11 V. Operated at 3.0 V, a 17.5 mm gate periphery HJFET showed 1.4 W Pout and -50.3 dBc adjacent channel leakage power at a 50 kHz off-carrier frequency from 950 MHz with 50% PAE. Harmonic balance simulations revealed that the flat gm characteristics of the HJFET with respect to gate bias voltage are effective to suppress intermodulation distortion under large signal operation. The developed HJFET has great potential for small-sized digital cellular power applications operated at a low DC supply voltage.
|
|
|