Deep Submicron Field Isolation with Buried Insulator between Polysilicon Electrodes (BIPS)

Masahiro SHIMIZU  Masahide INUISHI  Katsuhiro TSUKAMOTO  Hideaki ARIMA  Hirokazu MIYOSHI  

Publication
IEICE TRANSACTIONS on Electronics   Vol.E77-C   No.8   pp.1369-1376
Publication Date: 1994/08/25
Online ISSN: 
DOI: 
Print ISSN: 0916-8516
Type of Manuscript: Special Section PAPER (Special Section on High Speed and High Density Multi Functional LSI Memories)
Category: General Technology
Keyword: 
isolation,  parasitic field transistor,  MOSFET,  

Full Text: PDF(933.5KB)>>
Buy this Article



Summary: 
A novel isolation structure which has a buried insulator between polysilicon electrodes (BIPS) has been developed. The BIPS isolation employs the refilling CVD-oxides in openings between polysilicon electrodes by photoresist etchback process. Device characteristics and parasitic effects of BIPS isolation have been compared with that of LOCOS isolation. Using BIPS isolation, we can almost suppress the narrow-channel effects and achieve the deep submicron isolation. No degradation on the subthreshold decay of devices with BIPS isolation can be obtained. The use of BIPS isolation technology yields a DRAM cell of small area. The successful fabrication of deep submicron devices with BIPS isolation clearly demonstrates that this technology has superior ability to overcome the LOCOS isolation.