A 12.5-ns 16-Mb CMOS SRAM with Common-Centroid-Geometry-Layout Sense Amplifiers

Koichiro ISHIBASHI  Kunihiro KOMIYAJI  Sadayuki MORITA  Toshiro AOTO  Shuji IKEDA  Kyoichiro ASAYAMA  Atsuyosi KOIKE  Toshiaki YAMANAKA  Naotaka HASHIMOTO  Haruhito IIDA  Fumio KOJIMA  Koichi MOTOHASHI  Katsuro SASAKI  

IEICE TRANSACTIONS on Electronics   Vol.E77-C   No.5   pp.741-748
Publication Date: 1994/05/25
Online ISSN: 
Print ISSN: 0916-8516
Type of Manuscript: Special Section PAPER (Special Section on the 1993 VLSI Circuits Symposium (Joint Issue with the IEEE Journal of Solid-State Circuits, Vol.29, No.4 April 1994))

Full Text: PDF>>
Buy this Article

A 16-Mb CMOS SRAM using 0.4-µm CMOS technology has been developed. This SRAM features common-centroid-geometry (CCG) layout sense amplifiers which shorten the access time by 2.4 ns. A flexible redundancy technique achieves high efficiency without any access penalty. A memory cell with stacked capacitors is fabricated for high soft-error immunity. A 16-Mb SRAM with a chip size of 215 mm2 is fabricated and an address access time of 12.5 ns has been achieved.