REDUCT: A Redundant Fault Identification Algorithm Using Circuit Reduction Techniques

Miyako TANDAI  Takao SHINSHA  Takao NISHIDA  Kaoru MORIWAKI  

Publication
IEICE TRANSACTIONS on Information and Systems   Vol.E76-D   No.7   pp.776-790
Publication Date: 1993/07/25
Online ISSN: 
DOI: 
Print ISSN: 0916-8532
Type of Manuscript: Special Section PAPER (Special Issue on VLSI Testing and Testable Design)
Category: 
Keyword: 
hardware and design,  algorithm,  diagnosis,  test pattern generation,  redundant fault,  

Full Text: PDF(1.1MB)>>
Buy this Article




Summary: 
This paper presents a new redundant fault identification algorithm, REDUCT. This algorithm handles the redundant fault identification problem by transforming a given circuit into another circuit. It also reduces the complexity of the transformed circuit, which is caused by a large number of reconvergences and head lines, using five circuit reduction techniques. Further, it proves redundancies and generates test patterns for hard faults more efficiently than conventional test pattern generation algorithms. We obtained 100% fault coverage for all ISCAS85 benchmark circuits using REDUCT following the execution of the test pattern generation algorithm N2-V.